I. INTRODUCTION
Pulse width modulation has been widely used in the synthesis of the output voltage of three phase inverters in ac drive systems along with many other applications in power electronics. The basic reason for that is that the pwm techniques lead to negligible energy at frequencies substantially below the inverter switching frequency. However, non-linearities due to practical constraints on the inverter operation can lead to significant volts-second errors in the output voltage and low order harmonics [l-31.
In recent years, quasi-resonant dc link inverter topologies have been presented as an alternative to hard switching inverters. However, those topologies are not fully capable of true pwm operation due to the existence of a minimum dwell time intrinsic in the operation of the quasi-resonant dc link circuit [4-71. For instance, if a series inductance is employed to decouple the resonant capacitor from the main dc supply, there will always be a clamping mode to balance the series inductance volt-second with the bus voltage notch interval. During the clamping mode, additional voltage notches cannot be introduced. As a consequence, the inverter switch states cannot be changed (under zero voItage conditions) during this interval and volts-second errors are introduced in the inverter output voltage with respect to the reference voltage.
Constant dwell time is obtained if the inverter input dc current is constant. However, changes in the inverter input dc current due to the modulation of the output voltage can On leave of absence from the Dept. of Electrical Engineering of the Universidade Federal de Minas Gerais. Brazil. lead to significant changes in the dwell time, increasing its detrimental effects on the linearity of the inverter reference voltage/output voltage ratio.
In this paper, the modulation non-linearity introduced by the minimum dwell time as described above is investigated in the passively clamped dc quasi-resonant link inverter (PCQRL) [8, 9] , employing the space vector approach [ 101 as a modeling tool. Closed form expressions are obtained and the inverter non-linear modulation range is defined in terms of the dwell time and other inverter parameters. This analysis introduces information on converter design and modulation for applications where pwm compatibility is an issue. A few aspects regarding the compatibility of the PCQRL topology with pwm are also pointed out. Simulation results are presented to support the theoretical analysis.
THE PCQRL INVERTER TOPOLOGY
A quick review of the PCQRL topology and operating modes is presented in this section. Detailed description as well as practical design issues are given in references [8, 9] .
The PCQRL inverter topology is shown in Fig. 1 . This topology is derived from the Passively Clamped Resonant DC Link (PC-RDCL) inverter [ l 13. The introduction of the notching circuit (Sn12, Dn12, L,,,) allows operation with the dc bus voltage clamping level set to 1.1-1. 3 times Vdc. The primary inductance of the dc link transformer, Ls, decouples the main dc supply from the bus capacitor, CS. The transformer secondary circuit, formed by and Dc, works as a reset circuit, pumping all the extra energy trapped in the transformer back to the main dc supply. The main inverter waveforms are shown in Fig. 2 . It is seen that in this topology a clamping mode takes place after the dc bus voltage notch. During this interval it is not possible to obtain soft switching conditions for the main inverter. An attempt to activate the notching circuit would lead to abnormally high currents through this circuit. The PCQRL parameters used throughout this paper are listed in Table I . The notch circuit switches are driven by a 2ys width pulse to fit the DC bus voltage fall and rise times and the switching time of the main inverter switches. The operation of the converter requires only the measurement of the dc bus voltage amplitude. A bus voltage notch is introduced whenever a mismatch between the modulator output and the current state of the main inverter switches is detected. Further commands to the notching circuit are disabled at this point. When the bus voltage ramps down to zero, the main inverter switches are commanded according to the modulator output. The notching circuit operation is enabled again when the dc bus voltage crosses the main dc voltage level with a negative derivative. This condition is used to define the point where the clamping mode is over. This operation scheme implies a dwell time given essentially by the bus clamping mode interval. There is also a delay in the switching corresponding to the dc bus voltage fall time plus the main inverter device switching time. The dwell time is much larger than the switching delay and its effects on the inverter operation are significantly more important.
QUASI-RESONANT INVERTER MODULATION NON-LINEARITIES

A. Characterization of the minimum dwell time effects
In order to characterize the pulse width modulation capabilities of the inverter subject to a minimum dwell time, consider the basic situation presented in Fig. 3 , where v* is the target output voltage vector (reference). Equation (2) can be rewritten in the form (3):
Equation ( (4) it is seen that the parasitic voltage vector has a variable amplitude and is always aligned with one of the inverter active vectors. The vector vp has non-zero amplitude only when the reference voltage vector is close to any off the six active voltage vectors of the three phase inverter.
Comparing equations (1) and (3), it is seen that the boundary between the linear and non-linear modulation regions is reached with t; = Atd, which implies vout = v*. Equation (1) In Fig. 5 it is pointed out that the non-linear range about the vector v2 is also given in terms of the angle a defined in equation (6) . In fact, following the procedure described above for all the other active voltage vectors of the inverter, it is seen that the non-linear modulation range can be described in terms of the angle y of the reference voltage vector with respect to the real axis as: n:
As already pointed out, the non-linear modulation range leads to volt-second errors in the output voltage with respect to the reference. These errors are modeled in the form of the parasitic voltage vector in equation (4) . Equation (6) shows the effect of relevant parameters of the inverter on the size of the non-linear modulation range.
The dwell time also affects the dc bus voltage utilization, limiting the maximum amplitude of the output voltage that can be synthesized. For constant switching frequency operation in the inverter linear modulation range, it is required that to L Atd, as the dwell time also imposes a minimum interval for the null vector. In the non-linear modulation range, a sufficient condition to keep constant switching frequency is to 2 2Atd. This condition arises from the limit case where the dwell time exceeds the interval of application of one of the active voltage vectors involved in the modulation process by Atd. If this "extra" time is taken from the zero voltage vector interval, volt-second errors are introduced but the switching frequency, and consequently the converter bandwidth, stays constant.
The converter dc bus voltage utilization is lower than that observed for a hard-switching inverter with space vector modulation. However, it can be shown that the dc bus utilization of a hard-switching inverter with sine-triangle pwm is matched under the condition (8):
\ A last point that can be observed from Fig. 5 is that the output voltage vector amplitude cannot be continuously reduced down to zero. The minimum non-zero output voltage corresponds to the condition where tF=Atd and t; = Atd, for the situation in Fig. 3 .
B. Load current effects on the dwell time
In the analysis above, the dwell time was included as an independent parameter. In this section its dependency on the converter operating conditions is discussed.
As mentioned earlier in this paper, the dwell time is essentially due to intervals when the dc bus voltage is clamped and soft switching conditions for the main inverter cannot be introduced. This is true for the PCQRL topology and others that employ a series inductor in the dc link. Other topologies have a dwell time due to the time required to build up necessary conditions for the notching cycle to complete and the relaxation time of the notching circuit [6, 7] which causes similar problems.
The PCQIU, as well as other quasi-resonant inverter topologies, exhibit a "standard" dwell time under no load conditions. In this case, the dwell time is constant and it is basically due to the volt-second balance on LS (notch and clamping intervals) and can be calculated from the converter parameters. If the peak load current is significantly smaller than the peak resonant current through Ls, a similar condition is obtained, as small changes in the volts-second on Ls are required for iLs to track idc. On the other hand, significant changes on the duration of the dwell time will take place as a result of the modulation process if the peak load current is comparable to the peak resonant current through Ls. Fig. 6 shows simplified waveforms for the dc link bus voltage, vcs, and the current through Ls.
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. _ . From Fig.6 , the dwell time can be calculated approximately as (9): where Ainotch (the current increase in LS during the notch interval) is approximately constant, kc is the clamping factor, idc is the inverter dc input current after the switching and idc(0) is the previous inverter input current. In equation (9) , Atd L 0. The inverter input current idc can be obtained at any instant from the scalar product (10): where iload is the load current space vector and vn is the present output voltage vector, with n = 0,1,2, ..., 7. From the assumption that the load current amplitude is constant during any switching interval and from equation (lo) , it is seen that the load power factor plays an important role in determining the inverter dwell time. It is also clear that the current idc changes discontinuously as a result of the output voltage modulation. Notice also that, if idc(0)-idc << Ainotch , the dwell time is approximately constant.
From equation (9) it is seen that maximum dwell time is obtained when idc(0)-idc = iloadpeak, for a certain load. It can be shown that this worst case scenario happens when the position of the load current vector with respect to the real axis in the complex plane is an integer multiple of 7d3 (iload is aligned with one of the inverter voltage vectors vl,v 2...v6).
Its occurrence depends on the load power factor and on the vector sequence adopted in the modulation process. An important observation is that the dwell time increases when the instantaneous power transferred to the load decreases (idc(0)-idc > 0) as result of the commanded switching. Under this condition, the excess energy trapped in &e dc link transformer is transferred back to the main dc supply and a longer clamping mode takes place. A reduction from the standard dwell time is observed if the main inverter switching leads to an increase of the instantaneous power transferred to the load. In this case, the energy trapped in the dc link transformer is transferred to the load and the regenerative mode (clamping mode) is minimized. The analysis developed in the prcvious section has important implications in both the design and control of the PCQRL and other similar quasi-resonant inverter topologies, if compatibility with pulse width modulation is an issue. In this section, some of the trends discussed are demonstrated by means of simulation results. Fig. 7 illustrates the condition where the inverter supplies a lagging power factor load. This situation is considered here as the PCQlU topology is most likely to be used in drive systems. error is the mismatch between the bus voltage notch and the clamping interval that happens because the current idc is not constant, but changes following the main inverter switchings. These errors are quite difficult to anticipate and compensate in a feedforward manner. This characteristic suggests that the best performance is expected in applications involving output current regulation. Fig. 12 shows a variation of the PCQRL topology where the resonant capacitor is distributed across the main inverter switches. This arrangement allows zero-voltage turn-off of the main inverter switches, reducing the switching frequency of the notching circuit to the main inverter switching frequency. As only one notch is required per switching period, the effects of the dwell time on the modulation linearity are minimized.
The control of the distributed snubber topology implies a switching sequence that is completely defined by of the reference voltage vector and load current vector. In order to take maximum advantage of the zero-voltage turn-off, three of the inverter switches have to be carrying the load current at the beginning of the switching interval, so they can be turned off under zero voltage. This variation of the PCQRL topology is currently under investigation. Analysis of its operation, as well as its control requirements and modulation will be presented in a later publication.
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V. CONCLUSIONS
In this paper, a detailed analysis of the modulation nonlinearity introduced by the dwell time in the PCQFU inverter topology was presented. A relationship between inverter parameters and the size of the non-linear modulation range was obtained and the volt-second error was modeled in terms of the inverter voltage space vectors. Although all the modeling was developed for the PCQRL topology, the methodology employed is general and can be applied to other converters topologies.
The equations defining the non-linear modulation range introduced can be used in the characterization and comparison of quasi-resonant converter topologies. Alternatively, they can be used along with circuit dynamics and losses considerations in quasi-resonant inverters design where pwm compatibility is an issue.
